60 lines
2.9 KiB
Plaintext
60 lines
2.9 KiB
Plaintext
Protel Design System Design Rule Check
|
|
PCB File : E:\L\Projects\Robotics\MotorDriver.Electronics\MotorDriver\Board.PcbDoc
|
|
Date : 9/18/2024
|
|
Time : 2:57:08 AM
|
|
|
|
Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
|
|
Rule Violations :0
|
|
|
|
Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
|
|
Rule Violations :0
|
|
|
|
Processing Rule : Un-Routed Net Constraint ( (All) )
|
|
Violation between Un-Routed Net Constraint: Track (0mm,0mm)(0mm,30mm) on Top Layer Dead Copper - Net Not Assigned.
|
|
Violation between Un-Routed Net Constraint: Track (0mm,0mm)(30mm,0mm) on Top Layer Dead Copper - Net Not Assigned.
|
|
Violation between Un-Routed Net Constraint: Track (0mm,30mm)(30mm,30mm) on Top Layer Dead Copper - Net Not Assigned.
|
|
Violation between Un-Routed Net Constraint: Track (30mm,0mm)(30mm,30mm) on Top Layer Dead Copper - Net Not Assigned.
|
|
Rule Violations :4
|
|
|
|
Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
|
|
Rule Violations :0
|
|
|
|
Processing Rule : Width Constraint (Min=0.15mm) (Max=4mm) (Preferred=0.2mm) (All)
|
|
Rule Violations :0
|
|
|
|
Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
|
|
Rule Violations :0
|
|
|
|
Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
|
|
Rule Violations :0
|
|
|
|
Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
|
|
Rule Violations :0
|
|
|
|
Processing Rule : Hole To Hole Clearance (Gap=0.2mm) (All),(All)
|
|
Rule Violations :0
|
|
|
|
Processing Rule : Minimum Solder Mask Sliver (Gap=0.2mm) (All),(All)
|
|
Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.2mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.194mm]
|
|
Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.2mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.194mm]
|
|
Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.2mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.194mm]
|
|
Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.2mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.194mm]
|
|
Rule Violations :4
|
|
|
|
Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
|
|
Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad U?-1(5.791mm,20.682mm) on Top Layer And Text "*" (5.22mm,20.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
|
|
Rule Violations :1
|
|
|
|
Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
|
|
Rule Violations :0
|
|
|
|
Processing Rule : Net Antennae (Tolerance=0mm) (All)
|
|
Rule Violations :0
|
|
|
|
Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
|
|
Rule Violations :0
|
|
|
|
|
|
Violations Detected : 9
|
|
Waived Violations : 0
|
|
Time Elapsed : 00:00:02 |